Xilinx社区
首页 > 资料下载 >xilinx时序约束培训教材
资源下载
xilinx时序约束培训教材
  • 所属分类:资料下载
  • 文档大小:1451.58K
  • 文档类型:PDF
  • 上传日期:2013-09-22
  • 下载 次数:137次
  • 资料类型:PDF
  • xilinx时序约束培训教材
资料介绍
xilinx时序约束培训教材Constraints
Practical Design for Xilinx!!

该文的版权归Xilinx公司所有! 由www.edacn.com收集整理。
Make EDA serve you!
Practical Design for Xilinx, Section 7, 12/29/98 Page 1

When to use Timing Constraints?
Constraints add to run time, so don’t use them unless you need to Faster designs need constraining
― it depends on the speed grade of the device selected, but in general, any design with a clock speed of 50MHz or less and a reasonable number of logic levels (7 or less), doesn’t need timing constraints ― designs over 50MHz should use timing constraints ― if you have a signal clock and are under the 50MHz limit above, you will not need timing constraints - you can always add them later if you need to ― these are paths where you know you have two or more clock cycles for logic to steadystate after an in……
热点文章
精选视频
推荐资源

中国授权培训机构

北京 电话:(010)82757632
      (010) 62192881
深圳 电话:(0755)86186715
武汉 电话:(027)61389792
成都 电话:(028)80821007
南京 电话:(025)66022032
西安 电话:(029)82230498
邮箱:sales@e-elements.com

中国授权经销商

香港 电话:(852)22127848
北京 电话:(010)84148118
成都 电话:(028)86528262
上海 电话:(021)33678387
深圳 电话:(0755)26584925
武汉 电话:(027)87322806
邮箱:china@avent.com
深圳 电话:(0755)26743210
上海 电话:(021)51696680
北京 电话:(010)51726678
成都 电话:(028)85139576
武汉 电话:(027)87690155
邮箱:
xilinx_enquiry@comtech.com.cn

社区主办


《电子产品世界》杂志社

内容提供


    赛灵思公司

Copyright ©2000-2015 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2 北京市公安局备案:1101082052